mirror of
https://github.com/luau-lang/luau.git
synced 2025-05-04 10:33:46 +01:00
Remove redundant checks from assertions
This commit is contained in:
parent
8c0115c03a
commit
2393d2b4a6
1 changed files with 5 additions and 5 deletions
|
@ -586,7 +586,7 @@ void AssemblyBuilderA64::fadd(RegisterA64 dst, RegisterA64 src1, RegisterA64 src
|
||||||
}
|
}
|
||||||
else if (dst.kind == KindA64::s)
|
else if (dst.kind == KindA64::s)
|
||||||
{
|
{
|
||||||
LUAU_ASSERT(dst.kind == KindA64::s && src1.kind == KindA64::s && src2.kind == KindA64::s);
|
LUAU_ASSERT(src1.kind == KindA64::s && src2.kind == KindA64::s);
|
||||||
|
|
||||||
placeR3("fadd", dst, src1, src2, 0b11110'00'1, 0b0010'10);
|
placeR3("fadd", dst, src1, src2, 0b11110'00'1, 0b0010'10);
|
||||||
}
|
}
|
||||||
|
@ -608,7 +608,7 @@ void AssemblyBuilderA64::fdiv(RegisterA64 dst, RegisterA64 src1, RegisterA64 src
|
||||||
}
|
}
|
||||||
else if (dst.kind == KindA64::s)
|
else if (dst.kind == KindA64::s)
|
||||||
{
|
{
|
||||||
LUAU_ASSERT(dst.kind == KindA64::s && src1.kind == KindA64::s && src2.kind == KindA64::s);
|
LUAU_ASSERT(src1.kind == KindA64::s && src2.kind == KindA64::s);
|
||||||
|
|
||||||
placeR3("fdiv", dst, src1, src2, 0b11110'00'1, 0b0001'10);
|
placeR3("fdiv", dst, src1, src2, 0b11110'00'1, 0b0001'10);
|
||||||
}
|
}
|
||||||
|
@ -630,7 +630,7 @@ void AssemblyBuilderA64::fmul(RegisterA64 dst, RegisterA64 src1, RegisterA64 src
|
||||||
}
|
}
|
||||||
else if (dst.kind == KindA64::s)
|
else if (dst.kind == KindA64::s)
|
||||||
{
|
{
|
||||||
LUAU_ASSERT(dst.kind == KindA64::s && src1.kind == KindA64::s && src2.kind == KindA64::s);
|
LUAU_ASSERT(src1.kind == KindA64::s && src2.kind == KindA64::s);
|
||||||
|
|
||||||
placeR3("fmul", dst, src1, src2, 0b11110'00'1, 0b0000'10);
|
placeR3("fmul", dst, src1, src2, 0b11110'00'1, 0b0000'10);
|
||||||
}
|
}
|
||||||
|
@ -652,7 +652,7 @@ void AssemblyBuilderA64::fneg(RegisterA64 dst, RegisterA64 src)
|
||||||
}
|
}
|
||||||
else if (dst.kind == KindA64::s)
|
else if (dst.kind == KindA64::s)
|
||||||
{
|
{
|
||||||
LUAU_ASSERT(dst.kind == KindA64::s && src.kind == KindA64::s);
|
LUAU_ASSERT(src.kind == KindA64::s);
|
||||||
|
|
||||||
placeR1("fneg", dst, src, 0b000'11110'00'1'0000'10'10000);
|
placeR1("fneg", dst, src, 0b000'11110'00'1'0000'10'10000);
|
||||||
}
|
}
|
||||||
|
@ -681,7 +681,7 @@ void AssemblyBuilderA64::fsub(RegisterA64 dst, RegisterA64 src1, RegisterA64 src
|
||||||
}
|
}
|
||||||
else if (dst.kind == KindA64::s)
|
else if (dst.kind == KindA64::s)
|
||||||
{
|
{
|
||||||
LUAU_ASSERT(dst.kind == KindA64::s && src1.kind == KindA64::s && src2.kind == KindA64::s);
|
LUAU_ASSERT(src1.kind == KindA64::s && src2.kind == KindA64::s);
|
||||||
|
|
||||||
placeR3("fsub", dst, src1, src2, 0b11110'00'1, 0b0011'10);
|
placeR3("fsub", dst, src1, src2, 0b11110'00'1, 0b0011'10);
|
||||||
}
|
}
|
||||||
|
|
Loading…
Add table
Reference in a new issue